UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/672,961	09/26/2003	Glenn J. Leedy	ELM-2 CONT. 4	9439	
1473 FISH & NEAV	7590 01/29/200° /E.IP.GROUP	7	EXAMINER		
ROPES & GRAY LLP			LEWIS, MONICA		
	E OF THE AMERICAS NY 10036-8704		ART UNIT	PAPER NUMBER	
			2822		
SHORTENED STATUTOR	RY PERIOD OF RESPONSE	MAIL DATE	DELIVER	DELIVERY MODE	
3 MC	ONTHS	01/29/2007	PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

	Application No.	Applicant(s)					
Office Assistant Occur	10/672,961	LEEDY, GLENN J.					
Office Action Summary	Examiner	Art Unit					
	Monica Lewis	2822					
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the	correspondence addres	's				
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  - Extensions of time may be available under the provisions of 37 CFR 1.1: after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period versilure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION  36(a). In no event, however, may a reply be will apply and will expire SIX (6) MONTHS from the application to become ABANDON	DN. timely filed m the mailing date of this commu IED (35 U.S.C. § 133).					
Status							
1)⊠ Responsive to communication(s) filed on <u>26 Sectors</u>	entember 2006	•					
<u> </u>	action is non-final.						
3) Since this application is in condition for allower		rosecution as to the me	rite ie				
closed in accordance with the practice under E	·						
·	n parto Quayro, 1000 O.D. 111,	700 0.0. 210.					
Disposition of Claims							
4)⊠ Claim(s) <u>88-128</u> is/are pending in the application	on.	•					
4a) Of the above claim(s) <u>89-94,96-105 and 11</u>	<u>5</u> is/are withdrawn from conside	eration.					
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>88,95,106-109, 111-114, 116-123 and</u>	6)⊠ Claim(s) <u>88,95,106-109, 111-114, 116-123 and 125-128</u> is/are rejected.						
7)⊠ Claim(s) <u>110 and 124</u> is/are objected to.							
8) Claim(s) are subject to restriction and/or	r election requirement.						
Application Papers	·						
9) The specification is objected to by the Examine	r.						
10)⊠ The drawing(s) filed on <u>26 September 2003</u> is/a		cted to by the Examine	r.				
Applicant may not request that any objection to the	, , , , ,	•					
Replacement drawing sheet(s) including the correct			121(d).				
11) The oath or declaration is objected to by the Ex							
Priority under 35 U.S.C. § 119		•					
	priority under 25 LLC C S 440/	a) (d) az (f)					
12) Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. § 119(	a)-(a) or (t).					
a) All b) Some * c) None of:							
1. Certified copies of the priority documents	•						
2. Certified copies of the priority documents	• •	<del></del>					
3. Copies of the certified copies of the prior	•	ved in this National Stag	je				
application from the International Bureau	• • • • • • • • • • • • • • • • • • • •						
* See the attached detailed Office action for a list	of the certified copies not receive	ved.					
Attachment(s)							
1) X Notice of References Cited (PTO-892)	4) Interview Summar	v (PTO-413)					
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail I	Date					
3) Information Disclosure Statement(s) (PTO/SB/08)	5) Notice of Informal	Patent Application					
Paper No(s)/Mail Date <u>9/06</u> .	6)  Other:						

Application/Control Number: 10/672,961 Page 2

Art Unit: 2822

#### **DETAILED ACTION**

1. This office action is in response to the request for continued examination filed September 26, 2006.

#### Continued Examination Under 37 CFR 1.114

2. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 9/26/06 has been entered.

## Response to Arguments

3. Applicant's arguments with respect to claims 88, 95, 106-109, 111-114, 116-123 and 125-128 have been considered but are moot in view of the new ground(s) of rejection.

### Claim Rejections - 35 USC § 112

4. Claims 88, 95, 106-114, 116, 117 and 119-128 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. The specification fails to disclose the following: a) a substrate comprising a first surface having interconnect contacts; b) a second substrate comprising a first surface having interconnect contacts; and c) conductive paths between the interconnect contacts (See Claims 88 and 116). Although the specification discloses

interconnect contacts, it fails to disclose that the contacts are located on various substrates with conductive paths located between (See Page 6 Lines 7-11). Claims 95, 106-114, 117 and 119-128 depend directly or indirectly from a rejected claim and are, therefore, also rejected under 35 U.S.C. 112, first paragraph for the reasons set above.

#### Drawings

5. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the following must be shown or the feature(s) canceled from the claim(s): a) a substrate comprising a first surface having interconnect contacts; b) a second substrate comprising a first surface having interconnect contacts; and c) conductive paths between the interconnect contacts (See Claims 88 and 116). No new matter should be entered.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will

be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

## Information Disclosure Statement

6. The information disclosure statement filed 9/26/06 fails to comply with 37 CFR 1.98(a)(2), which requires a legible copy of each cited foreign patent document; each non-patent literature publication or that portion which caused it to be listed; and all other information or that portion which caused it to be listed. It has been placed in the application file, but the information referred to therein has not been considered. Applicant discloses that the documents that were previously lined through can be found in various applications. However, the Examiner did not see a copy of the documents in the various applications.

## Claim Rejections - 35 USC § 102

7. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 8. Claims 88, 95 and 116-119 are being rejected under 35 U.S.C. 102(b) as being anticipated by Hubner (U.S. Patent No. 5,902,118).

In regards to claim 88, Hubner discloses the following:

- a) a first substrate (26) comprising a first surface having interconnect contacts (210) formed thereon (For Example: See Figure 2); and
- b) a second substrate (21) comprising a first surface having interconnect contacts (25) formed thereon, the first surface of the second substrate being bonded to the first substrate to form conductive paths between the interconnect contacts of the first surfaces of the first and second substrates, wherein the second substrate is a thinned substrate having circuitry formed thereon (For Example: See Figure 2 and Column 5 Lines 12-60).

Application/Control Number: 10/672,961

Art Unit: 2822

In regards to claims 95 and 119, Hubner discloses the following:

- a) at least one additional thinned substrate (214) having circuitry formed thereon (For Example: See Figure 4, Column 6 Lines 3-14);
- b) a first of said at least one additional thinned substrate being bonded to the second substrate and any additional thinned substrates being bonded to the directly adjacent thinned substrates (For Example: See Figure 4); and
- c) conductive paths formed between said first of said at least one additional thinned substrate and at least one of said first and second substrates and also between each additional thinned substrate and at least one of said substrates of the integrated structure (For Example: See Figure 4).

In regards to claim 116, Hubner discloses the following:

- a) a first substrate (26) having topside and bottomside surfaces, the topside surface of the first substrate having interconnect contacts formed thereon (For Example: See Figure 4);
- b) a second substrate (21) having topside and bottomside surfaces, the bottomside surface of the second substrate having interconnect contacts formed thereon and being bonded to the topside surface of the first substrate (For Example: See Figure 4); and
- c) conductive paths formed between the interconnect contacts on the topside of the first substrate and the bottomside of the second substrate, the conductive paths providing electrical connections between the first substrate and the second substrate, wherein the second substrate is a thinned substrate having circuitry formed thereon (For Example: See Figure 4).

In regards to claim 117, Hubner discloses the following:

a) selected ones of said interconnect contacts on said topside surface are in electrical contact with selected ones of the interconnect contacts on said bottomside of said second substrate so as to form said electrical connection (For Example: See Figure 4).

In regards to claim 118, Hubner discloses the following:

- a) a first substrate (For Example: See Figure 4);
- b) a second substrate bonded to the first substrate wherein the first substrate has a first surface bonded to a first surface of the second substrate and wherein the first and second substrate have second surfaces opposite to said first surfaces (For Example: See Figure 4); and

Application/Control Number: 10/672,961

Art Unit: 2822

c) conductive paths formed on the first surfaces of the first and second substrates, wherein the second substrate is a thinned substrate having circuitry formed thereon (For Example: See Figure 4).

## Claim Rejections - 35 USC § 103

- 9. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 10. Claims 106-108, 111-114, 120-122 and 125-128 are rejected under 35 U.S.C. 103(a) as obvious over Hubner (U.S. Patent No. 5,902,118) in view of Faris (U.S. Patent No. 5,786,629) and Sakui et al. (U.S. Patent No. 5,615,163).

In regards to claims 106 and 120, Hubner fails to disclose the following:

a) at least one controller substrate having logic circuitry formed thereon and at least one memory substrate having memory circuitry formed thereon.

However, Faris discloses at least one controller substrate having logic circuitry formed thereon and at least one memory substrate having memory circuitry formed thereon (For Example: See Column 3 Lines 60-63, Column 7 Lines 8-13 and Column 12 Lines 5-10). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor device of Hubner to include at least one controller substrate having logic circuitry formed thereon and at least one memory substrate having memory circuitry formed thereon as disclosed in Faris because it aids in providing parallel data processors (For Example: See Column 3 Lines 60-63).

Application/Control Number: 10/672,961 Page 7

Art Unit: 2822

Additionally, since Hubner and Faris are both from the same field of endeavor, the purpose disclosed by Faris would have been recognized in the pertinent art of Hubner.

b) a plurality of data lines and a plurality of gate lines on each memory substrate and an array of memory cells on each memory substrate each memory cell stores a data value and has circuitry that couples the data value to one of the plurality of data lines in response to selecting one of the plurality of gate lines.

However, Sakui et al. ("Sakui") discloses a plurality of data lines and a plurality of gate lines on each memory substrate and an array of memory cells on each memory substrate wherein memory cells store a data value and have circuitry that couple the data value to one of the plurality of data lines in response to selecting one of the plurality of gate lines (For Example: See Figure 10, Column 5 Lines 20-67 and Column 6 Lines 1-50). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor device of Hubner to include a plurality of data lines and a plurality of gate lines on each memory substrate and an array of memory cells on each memory substrate wherein memory cells store a data value and have circuitry that couples the data value to one of the plurality of data lines in response to selecting one of the plurality of gate lines as disclosed in Sakui because it aids in providing a means for saving the efficiency of a defective bit (For Example: See Column 5 Lines 11-18 and Column 6 Lines 40-63).

Additionally, since Hubner and Sakui are both from the same field of endeavor, the purpose disclosed by Sakui would have been recognized in the pertinent art of Hubner.

c) a gate line selection circuit that enables a gate line for a memory operation, wherein the gate line selection circuit has programmable gates to receive address assignments for at least one gate line of the plurality of gate lines and wherein the address assignments for determining which of the plurality of gate lines is selected for each programmed address assignment.

However, Sakui discloses a gate line selection circuit (22, 23, 24 and 22') that enables a gate line for a memory operation, wherein the gate line selection circuit has programmable gates to receive address assignments for at least one gate line of the plurality of gate lines and wherein the address assignments for determining which of the plurality of gate lines is selected for each programmed address assignment (For Example: See Figure 10 and Brief Summary Text). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor device of Hubner to include a gate line selection circuit that enables a gate line for a memory operation, wherein the gate line selection circuit has programmable gates to receive address assignments for at least one gate line of the plurality of gate lines and wherein the address assignments for determining which of the plurality of gate lines is selected for each programmed address assignment as disclosed in Sakui because it aids in providing a means for saving a defective bit (For Example: See Column 6 Lines 20-50).

Additionally, since Hubner and Sakui are both from the same field of endeavor, the purpose disclosed by Sakui would have been recognized in the pertinent art of Hubner.

d) controller substrate logic that determines if one memory cell of the array of memory cells is defective and alters the address assignments of the plurality of gate lines to remove references to the gate line that causes the defective memory cell to couple a data value to one of the plurality of data lines.

However, Sakui discloses controller substrate logic that determines if one memory cell of the array of memory cells is defective and alters the address assignments of the plurality of gate lines to remove references to the gate line that causes the defective memory cell to couple a data value to one of the plurality of data lines (For Example: See Figure 10 and Brief Summary Text). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor device of Hubner to include controller

substrate logic that determines if one memory cell of the array of memory cells is defective and alters the address assignments of the plurality of gate lines to remove references to the gate line that causes the defective memory cell to couple a data value to one of the plurality of data lines as disclosed in Sakui because it aids in providing a means for saving a defective bit (For Example: See Column 6 Lines 20-50).

Additionally, since Hubner and Sakui are both from the same field of endeavor, the purpose disclosed by Sakui would have been recognized in the pertinent art of Hubner.

In regards to claims 107 and 121, Hubner fails to disclose the following:

a) the controller substrate logic tests the array of memory cells periodically to determine if one of the array of memory cells is defective and removes references in the address assignments to gate lines that cause detected defective memory cells to couple data values to the plurality of data lines.

However, Sakui discloses that the controller substrate logic tests the array of memory cells periodically to determine if one of the array of memory cells is defective and removes references in the address assignments to gate lines that cause detected defective memory cells to couple data values to the plurality of data lines (For Example: See Figure 10 and Brief Summary Text). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor device of Hubner to include that the controller substrate logic tests the array of memory cells periodically to determine if one of the array of memory cells is defective and removes references in the address assignments to gate lines that cause detected defective memory cells to couple data values to the plurality of data lines as disclosed in Sakui because it aids in providing a means for saving a defective bit (For Example: See Column 6 Lines 20-50).

Additionally, since Hubner and Sakui are both from the same field of endeavor, the purpose disclosed by Sakui would have been recognized in the pertinent art of Hubner.

In regards to claims 108 and 122, Hubner fails to disclose the following:

a) programmable logic to prevent the use of data values from the plurality of data lines when gate lines cause detected defective memory cells to couple data values to the plurality of data lines.

However, Sakui discloses programmable logic to prevent the use of data values from the plurality of data lines when gate lines cause detected defective memory cells to couple data values to the plurality of data lines (For Example: See Figure 10 and Brief Summary Text). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor device of Hubner to include programmable logic to prevent the use of data values from the plurality of data lines when gate lines cause detected defective memory cells to couple data values to the plurality of data lines as disclosed in Sakui because it aids in providing a means for saving a defective bit (For Example: See Column 6 Lines 20-50).

Additionally, since Hubner and Sakui are both from the same field of endeavor, the purpose disclosed by Sakui would have been recognized in the pertinent art of Hubner.

In regards to claims 111 and 125, Hubner fails to disclose the following:

a) logic circuitry of the at least one controller substrate performs functional testing of a substantial portion of the array of memory cells.

However, Sakui discloses logic circuitry of the at least one controller substrate that performs functional testing of a substantial portion of the array of memory cells (For Example: See Figure 10 and Brief Summary Text). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor device of Hubner to include logic circuitry of the at least one controller substrate that performs functional testing

Page 11

of a substantial portion of the array of memory cells as disclosed in Sakui because it aids in providing a means for saving a defective bit (For Example: See Column 6 Lines 20-50).

Additionally, since Hubner and Sakui are both from the same field of endeavor, the purpose disclosed by Sakui would have been recognized in the pertinent art of Hubner.

In regards to claims 112 and 126, Hubner fails to disclose the following:

a) the controller substrate logic is further configured to: prevent the use of at least one defective gate line and replace references to memory cells addressed using the defective gate line with references to spare memory cells addressed using a spare gate line.

However, Sakui discloses that the controller substrate logic is further configured to prevent the use of at least one defective gate line and replace references to memory cells addressed using the defective gate line with references to spare memory cells addressed using a spare gate line (For Example: See Figure 10 and Brief Summary Text). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor device of Hubner to include that the controller substrate logic is further configured to prevent the use of at least one defective gate line and replace references to memory cells addressed using the defective gate line with references to spare memory cells addressed using a spare gate line as disclosed in Sakui because it aids in providing a means for saving a defective bit (For Example: See Column 6 Lines 20-50).

Additionally, since Hubner and Sakui are both from the same field of endeavor, the purpose disclosed by Sakui would have been recognized in the pertinent art of Hubner.

In regards to claims 113 and 127, Hubner fails to disclose the following:

a) the controller substrate logic is further configured to prevent the use of at least one defective gate line.

Application/Control Number: 10/672,961

Art Unit: 2822

However, Sakui discloses that the controller substrate logic is further configured to prevent the use of at least one defective gate line (For Example: See Figure 10 and Brief Summary Text). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor device of Hubner to include that the controller substrate logic is further configured to prevent the use of at least one defective gate line as disclosed in Sakui because it aids in providing a means for saving a defective bit (For Example: See Column 6 Lines 20-50).

Additionally, since Hubner and Sakui are both from the same field of endeavor, the purpose disclosed by Sakui would have been recognized in the pertinent art of Hubner.

In regards to claims 114 and 128, Hubner fails to disclose the following:

a) the logic circuitry of the at least one controller substrate performs all functional testing of the array of memory cells of the at least one memory substrate.

However, Sakui discloses that the logic circuitry of the at least one controller substrate performs all functional testing of the array of memory cells of the at least one memory substrate (For Example: See Figure 10 and Brief Summary Text). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor device of Hubner to include that the logic circuitry of the at least one controller substrate performs all functional testing of the array of memory cells of the at least one memory substrate as disclosed in Sakui because it aids in providing a means for saving a defective bit (For Example: See Column 6 Lines 20-50).

Additionally, since Hubner and Sakui are both from the same field of endeavor, the purpose disclosed by Sakui would have been recognized in the pertinent art of Hubner.

11. Claims 109 and 123 are rejected under 35 U.S.C. 103(a) as obvious over Hubner (U.S. Patent No. 5,902,118) in view of Faris (U.S. Patent No. 5,786,629), Sakui et al. (U.S. Patent No. 5,615,163) and Daberko (U.S. Patent No. 5,787,445).

In regards to claims 109 and 123, Hubner fails to disclose the following:

a) the array of memory cells are arranged within physical space in a physical order and are arranged within an address space in a logical order and wherein the physical order of at least one memory cell is different than the logical order of the at least one memory cell.

However, Daberko discloses that the array of memory cells are arranged within physical space in a physical order and are arranged within an address space in a logical order and wherein the physical order of at least one memory cell is different than the logical order of the at least one memory cell (For Example: See Abstract, Column 3 Lines 66 and 67, Column 4 Lines 1-11, Column 5 Lines 63-67 and Column 6 Lines 1-11). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor device of Daberko to include that an array of memory cells are arranged within physical space in a physical order and are arranged within an address space in a logical order and wherein the physical order of at least one memory cell is different than the logical order of the at least one memory cell as disclosed in Daberko because it aids in providing direct manipulation of data segments (For Example: See Column 3 Lines 60-64).

Additionally, since Hubner and Daberko are both from the same field of endeavor, the purpose disclosed by Daberko would have been recognized in the pertinent art of Hubner.

Application/Control Number: 10/672,961 Page 14

Art Unit: 2822

# Allowable Subject Matter

12. Claims 110 and 124 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. 112, 1st paragraph, set forth in this Office action and to include all of the limitations of the base claim and any intervening claims.

#### Conclusion

13. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Monica Lewis whose telephone number is 571-272-1838. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zandra Smith can be reached on 571-272-2429. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300 for regular and after final communications.

ML January 11, 2007

all.